Hardware Engineer, FPGA Design, Quantum AI
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.
- Experience in FPGA design and development.
- Experience with RTL design using Verilog or System Verilog.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering, or a related field.
- Experience with DACs, ADCs and communication protocols such as Ethernet, PCIe.
- Basic software knowledge in C/C++, Python.
- Understanding of FPGA architectures, synthesis, timing analysis, clock domain crossing, and development tools (e.g., Vivado, Quartus).
- Demonstrated ability to solve complex design challenges and debug FPGA systems.
About the job
The Quantum team's mission is to make state-of-the-art quantum computing tools available to the world to enable humankind to solve problems that would otherwise be impossible. The Quantum electronics team is carrying out a broad range of R&D aimed at implementing the best quantum computers in the world, with a long-term goal of realizing a fault-tolerant quantum computer.
In this position, you will contribute to the development of robust and scalable FPGA-based architectures that are essential for realizing the full potential of quantum computing. Your solid grasp of digital design and verification methodologies will be used to ensure the reliability and correctness of FPGA designs. You will ensure functionality of deployed systems. As part of the Quantum Computing team, you will have the opportunity to contribute to transformative projects at the forefront of quantum computing research, pushing the boundaries of computation and unlocking new possibilities in science and technology.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.
Responsibilities
- Develop efficient microarchitecture, RTL code using Verilog/System Verilog to realize complex digital logic designs on FPGAs. Synthesize and optimize FPGA designs for performance and resource utilization.
- Create test benches and plans to verify FPGA designs, ensuring functionality and correctness through simulations and testing.
- Identify and resolve issues in RTL and post-synthesis stages using debugging tools and methodologies.
- Maintain design documentation and communicate progress and findings effectively in meetings and reviews.
- Stay updated on FPGA technology and collaborate closely with cross-functional teams to achieve project objectives.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.